Paper: “A Framework for Reliability Assessment and Enhancement in Multi-Processor Systems-On-Chip”

The paper “A Framework for Reliability Assessment and Enhancement in Multi-Processor Systems-On-Chip”, authored by Giovanni Beltrame, Cristiana Bolchini, Luca Fossati, Antonio Miele e Donatella Sciuto has been presented at DFT 2007.


Reliability issues play a relevant role in the design of embedded systems for critical applications; this and the always increasing performance requirements lead to the adoption of new architectural solutions, as shown by the introduction of Multi-Processor Systems-on-Chip (MPSoC).
MPSoCs raise new challenges related to the complexity of the interactions among several independent cores. This paper presents a framework, based on a simulation platform, for the design of this kind of embedded systems; the framework supports the use of reliability techniques in order to address fault detection and tolerance issues. The simulation platform is also adopted for a reliability assessment task, achieved by exploiting fault injection targeting each component of the system and by monitoring the effects on the entire architecture.

This entry was posted in Multichip Processor Architecture, Publications, Reliability, Simulation. Bookmark the permalink.