Paper: “ReSP: A Non-Intrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration”

The paper “ReSP: A Non-Intrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration” authored by Giovanni Beltrame, Cristiana Bolchini, Luca Fossati, Antonio Miele and Donatella Sciuto will be presented at ASP-DAC 2008


This paper presents ReSP, a multi-processor simulation platform based on SystemC and Python (which provides the platform with reflective capabilities). The designer has an easy way to specify the architecture of a system, simulate and perform automatic analysis on it. The overhead associated with Python intermediate layer is around 1%. The advantages of our approach are: (a) easy integration of external IPs (b) fine grain simulation control (c) effortless integration of tools for system analysis and design space exploration.

This entry was posted in Design Space Exploration, Multichip Processor Architecture, Simulation. Bookmark the permalink.