Category Archives: Simulation

FP7 Project:”MULTICUBE – MULTI-objective design space exploration of MULTI-processor SoC architecture for embedded MULTI-media applications”

Politecnico di Milano will play the role of project management and coordination Other Partners: STMicroelectronics Italy and China, DS2, IMEC, ESTECO, University of Cantabria, ALaRI – Universit√† della Svizzera Italiana, ICT-Beijing Many point tools exist to optimize particular aspects of … Continue reading

Posted in Design Space Exploration, EU-Project, Multichip Processor Architecture, Simulation | Comments Off on FP7 Project:”MULTICUBE – MULTI-objective design space exploration of MULTI-processor SoC architecture for embedded MULTI-media applications”

Paper: “ReSP: A Non-Intrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration”

The paper “ReSP: A Non-Intrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration” authored by Giovanni Beltrame, Cristiana Bolchini, Luca Fossati, Antonio Miele and Donatella Sciuto will be presented at ASP-DAC 2008 This paper presents ReSP, a multi-processor simulation … Continue reading

Posted in Design Space Exploration, Multichip Processor Architecture, Simulation | Comments Off on Paper: “ReSP: A Non-Intrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration”

Paper: “A Framework for Reliability Assessment and Enhancement in Multi-Processor Systems-On-Chip”

The paper “A Framework for Reliability Assessment and Enhancement in Multi-Processor Systems-On-Chip”, authored by Giovanni Beltrame, Cristiana Bolchini, Luca Fossati, Antonio Miele e Donatella Sciuto has been presented at DFT 2007. Reliability issues play a relevant role in the design … Continue reading

Posted in Multichip Processor Architecture, Publications, Reliability, Simulation | Comments Off on Paper: “A Framework for Reliability Assessment and Enhancement in Multi-Processor Systems-On-Chip”